Significance of the failure criterion on transmission line pulse testing

This publication has 12 references indexed in Scilit:

• Methodology for layout design and optimization of ESD protection transistors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Influence of gate length on ESD-performance for deep sub micron CMOS technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Pitfalls when correlating TLP, HBM and MM testing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• ESD-related process effects in mixed-voltage sub-0.5 μm technologies
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Transmission Line Pulse Testing of the ESD Protection Structures in ICs – A Failure Analyst’s Perspective
  Published by ASM International ,2000
• ESD robustness of smart-power protection structures evaluated by means of HBM and TLP tests
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2000
• Does The Esd-failure Current Obtained By Transmissionline Pulsing Always Correlate To Human Body Model Tests?
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1997
• Study Of The ESD Behavior Of Different Clamp Configurations In A 0.35/spl mu/m Cmos Technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1997
• Latent effects due to ESD in CMOS integrated circuits: review and experiments
  IEEE Transactions on Industry Applications, 1993
• ESD effects on GaAs MESFET lifetime
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1993