ESD robustness of smart-power protection structures evaluated by means of HBM and TLP tests
- 1 January 2000
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
In this paper we will present data concerning the ESD robustness of smart power protection structures (fabricated in Bipolar, CMOS, DMOS, BCD technology) for input-output circuits. A comparison between the robustness of “p-body” and “p-well” based structures and a study of the influence of layout parameters on the ESD robustness will be given. The correlation between ESD robustness obtained with different test methods (HBM and TLP) will be also presented. Failure analysis has been carried out by means of SEM device cross-sectionKeywords
This publication has 5 references indexed in Scilit:
- Pitfalls when correlating TLP, HBM and MM testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The impact of MOSFET technology evolution and scaling on electrostatic discharge protectionMicroelectronics Reliability, 1998
- Does the ESD-failure current obtained by transmission-line pulsing always correlate to human body model tests?Microelectronics Reliability, 1998
- Risetime effects of HBM and square pulses on the failure thresholds of GGNMOS-transistorsMicroelectronics Reliability, 1996
- Very-fast transmission line pulsing of integrated structures and the charged device modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996