The impact of MOSFET technology evolution and scaling on electrostatic discharge protection

This publication has 59 references indexed in Scilit:

• The impact of technology scaling on ESD robustness of aluminum and copper interconnects in advanced semiconductor technologies
  IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part C, 1998
• Novel clamp circuits for IC power supply protection
  IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part C, 1996
• MeV implants boost device design
  IEEE Circuits and Devices Magazine, 1995
• ESD protection in a mixed-voltage interface and multirail disconnected power grid environment in 0.50- and 0.25-μm channel length CMOS technologies
  IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A, 1995
• Phase Transformation Kinetics of TiSi2
  MRS Proceedings, 1993
• A high-performance 0.25- mu m CMOS technology. I. Design and characterization
  IEEE Transactions on Electron Devices, 1992
• Improving the ESD failure threshold of silicided n-MOS output transistors by ensuring uniform current flow
  IEEE Transactions on Electron Devices, 1992
• A 200-MHz 64-b dual-issue CMOS microprocessor
  IEEE Journal of Solid-State Circuits, 1992
• Characterization and modeling of second breakdown in NMOST's for the extraction of ESD-related process and design parameters
  IEEE Transactions on Electron Devices, 1991
• An investigation of the nature and mechanisms of ESD damage in NMOS transistors
  Solid-State Electronics, 1989