Analysis of drain breakdown voltage in enhancement-mode SOI MOSFETs

This publication has 12 references indexed in Scilit:

• A latch phenomenon in buried N-body SOI NMOSFET's
  IEEE Electron Device Letters, 1991
• Analysis and control of floating-body bipolar effects in fully depleted submicrometer SOI MOSFET's
  IEEE Transactions on Electron Devices, 1991
• Suppression of latch in SOI MOSFETs by silicidation of source
  Electronics Letters, 1991
• Characterization of bipolar snapback and breakdown voltage in thin-film SOI transistors by two-dimensional simulation
  IEEE Transactions on Electron Devices, 1991
• SOI design for competitive CMOS VLSI
  IEEE Transactions on Electron Devices, 1990
• Analysis of the drain breakdown mechanism in ultra-thin-film SOI MOSFETs
  IEEE Transactions on Electron Devices, 1990
• A new punchthrough current model based on the voltage-doping transformation
  IEEE Transactions on Electron Devices, 1988
• High-speed, low-power, implanted-buried-oxide CMOS circuits
  IEEE Electron Device Letters, 1986
• Computer-aids for analysis and scaling of extrinsic devices
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984
• Short-channel MOSFET's in the punchthrough current mode
  IEEE Transactions on Electron Devices, 1979