Parallel algorithms and architectures for discrete relaxation technique
- 10 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 514-519
- https://doi.org/10.1109/cvpr.1991.139745
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Parallel implementations of discrete relaxation technique on fixed size processor arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An optimal lookahead processor to prune search spacePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Polymorphic-torus networkIEEE Transactions on Computers, 1989
- The Gated Interconnection Network for Dynamic ProgrammingPublished by Springer Nature ,1988
- A Parallel Architecture for Discrete Relaxation AlgorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Parallel consistent labeling algorithmsInternational Journal of Parallel Programming, 1987
- Parallel Computer Architectures and Problem Solving Strategies for the Consistent Labeling ProblemIEEE Transactions on Computers, 1985
- Matching Images Using Linear FeaturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Scene Labeling by Relaxation OperationsIEEE Transactions on Systems, Man, and Cybernetics, 1976