System-level power consumption modeling and tradeoff analysis techniques for superscalar processor design
- 1 April 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 8 (2) , 129-137
- https://doi.org/10.1109/92.831433
Abstract
This paper presents systematic techniques to find low-power high-performance superscalar processors tailored to specific user applications. The model of power is novel because it separates power into architectural and technology components. The architectural component is found via trace-driven simulation, which also produces performance estimates. An example technology model is presented that estimates the technology component, along with critical delay time and real estate usage. This model is based on case studies of actual designs. It is used to solve an important problem: decreasing power consumption in a superscalar processor without greatly impacting performance. Results are presented from runs using simulated annealing to reduce power consumption subject to performance reduction bounds. The major contributions of this paper are the separation of architectural and technology components of dynamic power the use of trace-driven simulation for architectural power measurement, and the use of a near-optimal search to tailor a processor design to a benchmark.Keywords
This publication has 12 references indexed in Scilit:
- An Instruction Throughput Model of Superscalar ProcessorsIEEE Transactions on Computers, 2008
- Determining cost-effective multiple issue processor designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Power analysis of embedded software: a first step towards software power minimizationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
- The Alpha AXP architecture and 21064 processorIEEE Micro, 1993
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- Two-level adaptive training branch predictionPublished by Association for Computing Machinery (ACM) ,1991
- Computation of elementary functions on the IBM RISC System/6000 processorIBM Journal of Research and Development, 1990
- Instruction Issue Logic in Pipelined SupercomputersIEEE Transactions on Computers, 1984
- The IBM System/360 Model 91: Floating-Point Execution UnitIBM Journal of Research and Development, 1967
- An Efficient Algorithm for Exploiting Multiple Arithmetic UnitsIBM Journal of Research and Development, 1967