Leading-one prediction scheme for latency improvement in single datapath floating-point adders
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- A 1,000,000 transistor microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The SNAP project: design of floating point arithmetic unitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- UltraSPARC: the next generation superscalar 64-bit SPARCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Leading-zero anticipatory logic for high-speed floating point additionIEEE Journal of Solid-State Circuits, 1996
- An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesisIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
- Leading-zero anticipator (LZA) in the IBM RISC System/6000 floating-point execution unitIBM Journal of Research and Development, 1990
- Design of the IBM RISC System/6000 floating-point execution unitIBM Journal of Research and Development, 1990