The SNAP project: design of floating point arithmetic units

This publication has 18 references indexed in Scilit:

• A 1,000,000 transistor microprocessor
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Exploiting trivial and redundant computation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• The design of a 64-bit integer multiplier/divider unit
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Faithful bipartite ROM reciprocal tables
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Efficient initial approximation and fast converging methods for division and square root
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach
  IEEE Transactions on Computers, 1996
• A 4.4 ns CMOS 54×54-b multiplier using pass-transistor multiplexer
  IEEE Journal of Solid-State Circuits, 1995
• A Pipelined 64x64b Iterative Array Multiplier
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1988
• A Suggestion for a Fast Multiplier
  IEEE Transactions on Electronic Computers, 1964
• High-Speed Arithmetic in Binary Computers
  Proceedings of the IRE, 1961