Sizing of communication buffers for communicating signal processes
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A method is presented for the minimal sizing of communication buffers in an environment of communicating signal processes. Existing methods based upon lifetime analysis techniques are mainly suited for sizing buffers in a network of processes with non-conditional interactions. The authors consider a more general problem where the execution of each process depends inherently on complex interactions with other processes as well as on its internal conditional behavior. To address the buffer sizing for this general case, the use of implicit state enumeration techniques is proposed. A dynamic data flow graph (DDF) is used as the model to describe the entire system of communicating processes. This DDF is translated into a network of finite state machine that forms state space on which methods based on implicit state space exploration are applied. To reduce the size of the state space, abstraction techniques are used to produce a simplified version in which irrelevant information is removed. The feasibility of the proposed approach is demonstrated by a practical signal processing example.<>Keywords
This publication has 9 references indexed in Scilit:
- GRAPE-II: a tool for the rapid prototyping of multi-rate asynchronous DSP applications on heterogeneous multiprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Silicon integration of digital user-end mobile communication systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Sizing and verification of communication buffers for communicating processesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Implicit state enumeration of finite state machines using BDD'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synthesis of synchronous communication hardware in a multiprocessor architectureJournal of Signal Processing Systems, 1993
- Sizing synchronization queuesPublished by Association for Computing Machinery (ACM) ,1991
- Architecture-driven synthesis techniques for VLSI implementation of DSP algorithmsProceedings of the IEEE, 1990
- Interprocessor communication in synchronous multiprocessor digital signal processing chipsIEEE Transactions on Acoustics, Speech, and Signal Processing, 1989
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986