High-speed low-power charge-buffered active-pull-down ECL circuit
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The circuit features a charge-buffered coupling between the common-emitter node of the switching transistors and the base of an active-pull-down npn transistor. This coupling scheme provides a much larger dynamic current than that which can be reasonably achieved through the capacitor coupling and a DC path to alleviate the AC-testing requirement. Furthermore, the dynamic current is utilized effectively by the logic stage, thus allowing a reduction in the power consumption of the logic stage without sacrificing the switching speed. Based on an 0.8- mu m double-poly self-aligned bipolar technology at a power consumption of 1.0 mW/gate, the circuit offers 37% improvement in both the speed and load driving capability for a loaded gate compared with the conventional ECL circuit. The design and scaling considerations of the circuit are discussed.Keywords
This publication has 6 references indexed in Scilit:
- Advanced ECL with new active pull-down emitter-followersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- NTL with complementary emitter-follower driver: a high-speed low-power push-pull logic circuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- Sub-300-ps CBL circuitsIEEE Electron Device Letters, 1989
- A 23-ps/2.1-mW ECL gate with an AC-coupled active pull-down emitter-follower stageIEEE Journal of Solid-State Circuits, 1989
- A submicrometer high-performance bipolar technologyIEEE Electron Device Letters, 1989
- Potential of bipolar complementary device/Circuit technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987