Monolithic architectures for image processing and compression

1 November 1992

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Computer Graphics and Applications

Vol. 12 (6) , 75-86
https://doi.org/10.1109/38.163627

Abstract

Programmable IC architectures for image processing applications are reviewed. Chip sets that can be used for image and video compression and for traditional image processing systems like computer-vision systems, chip designs that can handle all three of the major multimedia compression, decompression, and transmission standards, ICs for generic image processing, and uniprocessor and multiprocessor image processing chips are discussed. Requirements for graphics architectures and image processing are outlined.

Keywords

This publication has 13 references indexed in Scilit:

A single-chip multiprocessor for multimedia: the MVP
IEEE Computer Graphics and Applications, 1992
An encoder/decoder chip set for the MPEG video standard
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
VLSI implementation of an image compression algorithm with a new bit rate control capability
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
The architecture of a vector digital signal processor for video coding
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
A 300-MPOS video signal processor with a parallel architecture
IEEE Journal of Solid-State Circuits, 1991
High-performance floating-point image computing workstation for medical applications
Published by SPIE-Intl Soc Optical Eng ,1990
A single-chip 16-bit 25-ns real-time video/image signal processor
IEEE Journal of Solid-State Circuits, 1989
A DSP architectural design for low bit-rate motion video codec
IEEE Transactions on Circuits and Systems, 1989
The CLIP7A image processor
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1988
Analysis of a model for parallel image processing
Pattern Recognition, 1985