Offset compensation in comparators with minimum input-referred supply noise
- 4 May 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 39 (5) , 837-840
- https://doi.org/10.1109/jssc.2004.826317
Abstract
The resolution of a comparator is determined by the dc input offset and the ac noise. For mixed-mode applications with significant digital switching, input-referred supply noise can be a significant source of error. This paper proposes an offset compensation technique that can simultaneously minimize input-referred supply noise. Demonstrated with digital offset compensation, this scheme reduces input-referred supply noise to a small fraction (13%) of one least significant bit (LSB) digital offset. In addition, the same analysis can be applied to analog offset compensation.Keywords
This publication has 6 references indexed in Scilit:
- GAD: A 12-GS/s CMOS 4-bit A/D converter for an equalized multi-level linkPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Circuits and technology for Digital's StrongARM and ALPHA microprocessors [CMOS technology]Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 90 mW 4 Gb/s equalized I/O circuit with input offset cancellationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An eight channel 35 GSample/s CMOS timing analyzerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 12-b 5-Msample/s two-step CMOS A/D converterIEEE Journal of Solid-State Circuits, 1992
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989