Low-Power 16 x 10 Gb/s Bi-Directional Single Chip CMOS Optical Transceivers Operating at ≪ 5 mW/Gb/s/link
- 30 December 2008
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 44 (1) , 301-313
- https://doi.org/10.1109/jssc.2008.2007439
Abstract
We report here on a parallel optical transceiver based on a single 0.13 mum CMOS amplifier chip with 16 transmitter and 16 receiver channels. The transceiver is designed to support very low-power, chip-to-chip optical data buses on printed circuit boards at data rates up to 10 Gb/s/channel. Optical interfaces to the chip are provided by 16-channel photodiode (PD) and VCSEL arrays directly flip-chip soldered to the CMOS IC. The resulting complete transceivers, or optochips, are low-cost, low-profile highly-integrated chip-scale components. The packaging approach, dense hybrid-integration of optical devices with CMOS, facilitates further scaling to even larger 2-D arrays for future massively parallel optical data buses. Comparison with a previously reported high-speed transceiver Optochip is provided to provide insight into the design space of dense CMOS-based parallel optical transceivers.Keywords
This publication has 26 references indexed in Scilit:
- A Single-Chip CMOS-Based Parallel Optical Transceiver Capable of 240-Gb/s Bidirectional Data RatesJournal of Lightwave Technology, 2009
- A 90 nm CMOS 16 Gb/s Transceiver for Optical InterconnectsIEEE Journal of Solid-State Circuits, 2008
- Waveguide-coupled parallel optical transceiver technology for Tb/s-class chip-to-chip data transmissionPublished by SPIE-Intl Soc Optical Eng ,2008
- Chip-to-chip board-level optical data busesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- High-Speed 985 nm Bottom-Emitting VCSEL Arrays for Chip-to-Chip Parallel Optical InterconnectsIEEE Journal of Selected Topics in Quantum Electronics, 2007
- Terabus: A 160-Gb/s Bidirectional Board-Level Optical Data BusPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- 18Gb/s Optical IO: VCSEL Driver and TIA in 90nm CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- 160-Gb/s Bidirectional Parallel Optical Transceiver Module for Board-Level Interconnects Using a Single-Chip CMOS ICPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Development of a low-cost low-loss polymer waveguide technology for parallel optical interconnect applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Controlled Collapse Reflow Chip JoiningIBM Journal of Research and Development, 1969