Efficient timing analysis for CMOS circuits considering data dependent delays
- 1 June 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 17 (6) , 546-552
- https://doi.org/10.1109/43.703835
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Certified timing verification and the transition delay of a logic circuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The role of long and short paths in circuit performance optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Path sensitization in critical path problemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Delay computation in combinational logic circuits: theory and algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Timing analysis and delay-fault test generation using path-recursive functionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Circuit delay models and their exact computation using Timed Boolean FunctionsPublished by Association for Computing Machinery (ACM) ,1993
- Valid clocking in wavepipelined circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Static timing analysis of dynamically sensitizable pathsPublished by Association for Computing Machinery (ACM) ,1989
- Efficient algorithms for computing the longest viable path in a combinational networkPublished by Association for Computing Machinery (ACM) ,1989
- On the general false path problem in timing analysisPublished by Association for Computing Machinery (ACM) ,1989