Effect of low and high temperature anneal on process-induced damage of gate oxide
- 1 November 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 15 (11) , 475-476
- https://doi.org/10.1109/55.334672
Abstract
We have investigated the ability of high and low temperature anneals to repair the gate oxide damage due to simulated electrical stress caused by wafer charging resulting from plasma etching, etc. Even 800/spl deg/C anneal cannot restore the stability in interface trap generation. Even 900/spl deg/C anneal cannot repair the deteriorated charge-to-breakdown and oxide charge trapping. As a small consolation, the ineffectiveness of anneal in repairing the process-induced damage allows us to monitor the damages even at the end of the fabrication process.Keywords
This publication has 5 references indexed in Scilit:
- Plasma etching antenna effect on oxide-silicon interface reliabilitySolid-State Electronics, 1993
- Process induced oxide damage and its implications to device reliability of submicron transistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Generation and anneal of a new kind of interface state in stressed and high-temperature annealed metal-oxide-semiconductor devicesApplied Physics Letters, 1992
- A mechanism of gate oxide deterioration during As/sup +/ ion implantationIEEE Transactions on Electron Devices, 1991
- Gate oxide damage from polysilicon etchingJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 1991