Mixed-mode ATPG under input constraints
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 142-151
- https://doi.org/10.1109/test.1990.114012
Abstract
A pragmatic method of mixed-mode automatic test pattern generation (ATPG) which can operate under constrained inputs is presented. The author discusses fundamental modifications to traditional ATPG which allow tests to be generated for nontrivial circuits containing switch-level primitives. The program used, SPHINX, achieves reasonable fault coverages for mixed-mode circuits larger than those previously reported.Keywords
This publication has 7 references indexed in Scilit:
- Test pattern generation for sequential MOS circuits by symbolic fault simulationPublished by Association for Computing Machinery (ACM) ,1989
- Test pattern generation for circuits with tri-state modules by Z-algorithmIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Boolean Analysis of MOS CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Algorithmic Aspects of Symbolic Switch Network AnalysisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Transistor level test generation for MOS circuitsPublished by Association for Computing Machinery (ACM) ,1985
- Test Generation for Scan Design Circuits with Tri-State Modules and Bidirectional TerminalsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981