An integrated high resolution CMOS timing generator based on an array of delay locked loops

This publication has 11 references indexed in Scilit:

• A micro-pipelined zero suppression, trigger matching and recalibration integrated circuit
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A 500 MHz time digitizer IC with 15.625 ps resolution
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Receiver ASIC for timing, trigger and control distribution in LHC experiments
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Optical timing, trigger and control distribution for LHC detectors
  IEEE Transactions on Nuclear Science, 1994
• An integrated 16-channel CMOS time to digital converter
  IEEE Transactions on Nuclear Science, 1994
• The use of stabilized CMOS delay lines for the digitization of short time intervals
  IEEE Journal of Solid-State Circuits, 1993
• A CMOS four-channel*1K time memory LSI with 1-ns/b resolution
  IEEE Journal of Solid-State Circuits, 1992
• MTD132-a new subnanosecond multi-hit CMOS time-to-digital converter
  IEEE Transactions on Nuclear Science, 1991
• Matching properties of MOS transistors
  IEEE Journal of Solid-State Circuits, 1989
• A variable delay line PLL for CPU-coprocessor synchronization
  IEEE Journal of Solid-State Circuits, 1988