Data path allocation using an extended binding model
- 2 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 4, 279-284
- https://doi.org/10.1109/dac.1992.227792
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- High-level synthesis: current status and future directionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A global optimization approach for architectural synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- SALSA: a new approach to scheduling with timing constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Interconnect optimisation during data path allocationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The high-level synthesis of digital systemsProceedings of the IEEE, 1990
- Data path allocation based on bipartite weighted matchingPublished by Association for Computing Machinery (ACM) ,1990
- Algorithmic and Register-Transfer Level Synthesis: The System Architect’s WorkbenchPublished by Springer Nature ,1990
- Algorithms for hardware allocation in data path synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Architectural synthesis for DSP silicon compilersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- MAHA: A Program for Datapath SynthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986