A VLSI sequencer chip for ATM traffic shaper and queue manager
Open Access
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 27 (11) , 1634-1643
- https://doi.org/10.1109/4.165345
Abstract
No abstract availableKeywords
This publication has 20 references indexed in Scilit:
- ATM: bandwidth assignment and bandwidth enforcement policiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A novel architecture for queue management in the ATM networkIEEE Journal on Selected Areas in Communications, 1991
- Virtual clock: a new traffic control algorithm for packet switching networksACM SIGCOMM Computer Communication Review, 1990
- An approach to controlling congestion in ATM networksInternational Journal of Communication Systems, 1990
- A reasonable solution to the broadband congestion control problemInternational Journal of Communication Systems, 1990
- Traffic characteristics and a congestion control scheme for an ATM networkInternational Journal of Communication Systems, 1990
- A unified single-phase clocking scheme for VLSI systemsIEEE Journal of Solid-State Circuits, 1990
- Behavior analysis of CMOS D flip-flopsIEEE Journal of Solid-State Circuits, 1989
- The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet SwitchingIEEE Journal on Selected Areas in Communications, 1987
- Novel switched logic CMOS latch building blockElectronics Letters, 1985