A data path layout assembler for high performance DSP circuits
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 306-311
- https://doi.org/10.1109/dac.1990.114871
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- A methodology for performance driven data-path compilationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- LASSIE: structure to layout for behavioral synthesis toolsPublished by Association for Computing Machinery (ACM) ,1989
- Maximizing pin alignment in semi-custom chip circuit layoutIntegration, 1988
- Two NP-hard interchangeable terminal problemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Gate Matrix LayoutIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Suboptimum solution of the back-board ordering with channel capacity constraintIEEE Transactions on Circuits and Systems, 1977
- Optimal backboard ordering through the shortest path algorithmIEEE Transactions on Circuits and Systems, 1974