Synthesizing designs with low-cardinality minimum feedback vertex set for partial scan application
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- ALLOCATION AND ASSIGNMENT IN HIGH-LEVEL SYNTHESIS FOR SELF-TESTABLE DATA PATHSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Incorporating testability considerations in high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Exploiting hardware sharing in high-level synthesis for partial scan optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On determining scan flip-flops in partial-scan designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Transformations and resynthesis for testability of RT-level control-data path specificationsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- Behavioral synthesis for testabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Behavioral synthesis for easy testability in data path schedulingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Fast prototyping of datapath-intensive architecturesIEEE Design & Test of Computers, 1991
- A Survey of High-Level Synthesis SystemsPublished by Springer Nature ,1991
- The high-level synthesis of digital systemsProceedings of the IEEE, 1990