Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification

This publication has 6 references indexed in Scilit:

• Improving the performance and efficiency of an adaptive amplification operation using configurable hardware
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Architecture and CAD for Deep-Submicron FPGAS
  Published by Springer Nature ,1999
• A CAD Suite for High-Performance FPGA Design
  Published by Defense Technical Information Center (DTIC) ,1999
• VLSI Testing: digital and mixed analogue/digital techniques
  Published by Institution of Engineering and Technology (IET) ,1998
• JHDL - An HDL for Reconfigurable Systems
  Published by Defense Technical Information Center (DTIC) ,1998
• Design for Testability—A Survey
  IEEE Transactions on Computers, 1982