Physical design of testable VLSI: techniques and experiments

This publication has 10 references indexed in Scilit:

• CHAMP: concurrent hierarchical and multilevel program for simulation of VLSI circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• MIS: A Multiple-Level Logic Optimization System
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• CMOS scan-path IC design for stuck-open fault testability
  IEEE Journal of Solid-State Circuits, 1987
• Optimal layout to avoid CMOS stuck-open faults
  Published by Association for Computing Machinery (ACM) ,1987
• Designing CMOS Circuits for Switch-Level Testability
  IEEE Design & Test of Computers, 1987
• Design of Testable CMOS Logic Circuits Under Arbitrary Delays
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• Modeling and Test Generation Algorithms for MOS Circuits
  IEEE Transactions on Computers, 1985
• Layout Influences Testability
  IEEE Transactions on Computers, 1985
• Design for Testability—A Survey
  IEEE Transactions on Computers, 1982
• Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits
  Bell System Technical Journal, 1978