A high-speed asynchronous decompression circuit for embedded processors
- 22 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper describes the architecture and implementation of a high-speed decompression engine for embedded processors. The engine is targeted to processors where embedded programs are stored in compressed form, and decompressed at runtime during instruction cache refill. The decompression engine uses a unique asynchronous variable decompression rate architecture to process Huffman-encoded instructions. The resulting circuit is significantly smaller than comparable synchronous decoders, yet has a higher throughput rate than almost all existing designs. The 0.8 micron layout is all full-custom and contains predominantly dynamic domino logic. The top-level control, as well as several small state machines, are implemented using asynchronous logic. The design operates without a user-supplied clock. Simulations using Lsim show average throughput of 32 bits/45 ns on the output side, corresponding to about 480 Mbit/sec on the input side. The chip has been manufactured by MOSIS; tests show that the asynchronous implementation operates correctly, with an average throughput exceeding simulations: 32 bits/39 ns on the output side, corresponding to about 560 Mbit/sec on the input side. This speed is acceptable for our application. The area of the design (excluding the pad-frame overhead) is only 0.75~\hbox{mm}^2. The design is the first fabricated chip for an instruction decompression unit for embedded processors.Keywords
This publication has 18 references indexed in Scilit:
- Executing Compressed Programs On An Embedded RISC ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- New approaches to high speed Huffman decodingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 200 MHz video compression macrocells using low-swing differential logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- AMULET2e: an asynchronous embedded controllerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Speculative completion for the design of high-performance asynchronous dynamic addersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The design and verification of a high-performance low-control-overhead asynchronous differential equation solverPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HDTV level MPEG2 video decoder VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low-power asynchronous data-path for a FIR filter bankPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- Design of a low-latency asynchronous adder using speculative completionIEE Proceedings - Computers and Digital Techniques, 1996
- A parallel decoder of programmable Huffman codesIEEE Transactions on Circuits and Systems for Video Technology, 1995