HDTV level MPEG2 video decoder VLSI

This publication has 9 references indexed in Scilit:

• A video DSP with a macroblock-level-pipeline and a SIMD type vector-pipeline architecture for MPEG2 codec
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• 200 MHz video compression macrocells using low-swing differential logic
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Design of inverse DCT unit and motion compensator for MPEG2 HDTV decoding
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A single-chip MPEG2 video decoder LSI
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 300-MHz 16-b BiCMOS video signal processor
  IEEE Journal of Solid-State Circuits, 1993
• A 100-MHz 2-D discrete cosine transform core processor
  IEEE Journal of Solid-State Circuits, 1992
• A video digital signal processor with a vector-pipeline architecture
  IEEE Journal of Solid-State Circuits, 1992
• A Fast Computational Algorithm for the Discrete Cosine Transform
  IEEE Transactions on Communications, 1977
• A new hardware realization of digital filters
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1974