A mathematical basis for power-reduction in digital VLSI systems
- 1 January 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 44 (11) , 935-951
- https://doi.org/10.1109/82.644047
Abstract
No abstract availableKeywords
This publication has 31 references indexed in Scilit:
- Low-power design: ways to approach the limitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Adiabatic dynamic logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Future of analog in the VLSI environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Elements of Information TheoryPublished by Wiley ,2001
- A mathematical theory of communicationACM SIGMOBILE Mobile Computing and Communications Review, 2001
- CMOS scaling for high performance and low power-the next ten yearsProceedings of the IEEE, 1995
- Pipelined Adaptive Digital FiltersPublished by Springer Nature ,1994
- On average power dissipation and random pattern testability of CMOS combinational logic networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Fast implementation of recursive programs using transformationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Error bounds for convolutional codes and an asymptotically optimum decoding algorithmIEEE Transactions on Information Theory, 1967