Strain-gauge mapping of die surface stresses
- 1 December 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Components, Hybrids, and Manufacturing Technology
- Vol. 12 (4) , 587-593
- https://doi.org/10.1109/33.49020
Abstract
The distribution of die surface stresses in integrated circuits has been determined experimentally using a specially designed semiconductor-strain-gauge array. Specifically, 28-pin dual-in-line packages were assembled with different molding compounds and subjected to thermal shock testing. To monitor changes in the mechanical integrity of the package, surface stress from the samples were plotted along various die symmetry axes. These profiles show that principal stresses are highest at the center of the die, while maximum in-plane shear stresses are highest at the corners. The principal stress levels at the center of the die are useful in comparing different molding compound formulations, while maximum shear stresses are useful in evaluating changes in mechanical integrity due to accelerated life testing.Keywords
This publication has 8 references indexed in Scilit:
- The Design And Calibration Of A Semiconductor Strain Gauge ArrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Thermal Stress in Epoxy Molding Compounds and Packaged DevicesPublished by American Chemical Society (ACS) ,1989
- Shear Stress Evaluation of Plastic PackagesIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1987
- Stress-Induced Deformation of Aluminum Metallization in Plastic Molded Semiconductor DevicesIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1985
- The Quality of Die-Attachment and Its Relationship to Stresses and Vertical Die-CrackingIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1983
- A graphical representation of the piezoresistance coefficients in siliconIEEE Transactions on Electron Devices, 1982
- Deformation of AL Metallization in Plastic Encapsulated Semiconductor Devices Caused by Thermal Shock8th Reliability Physics Symposium, 1980
- Stress-insensitive diffused resistor network for a high accuracy monolithic D/A converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1980