Trimming analog circuits using floating-gate analog MOS memory
- 1 January 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 24 (6) , 1569-1575
- https://doi.org/10.1109/4.44992
Abstract
No abstract availableKeywords
This publication has 25 references indexed in Scilit:
- Characteristics and reliability of the SEPROM cellIEEE Transactions on Electron Devices, 1984
- On tunneling in metal-oxide-silicon structuresJournal of Applied Physics, 1982
- A 1.5 V single-supply one-transistor CMOS EEPROMIEEE Journal of Solid-State Circuits, 1981
- Electrically-alterable memory using a dual electron injector structureIEEE Electron Device Letters, 1980
- Low-voltage single supply CMOS electrically erasable read-only memoryIEEE Transactions on Electron Devices, 1980
- Reversible floating-gate memoryJournal of Applied Physics, 1973
- MEMORY BEHAVIOR IN A FLOATING-GATE AVALANCHE-INJECTION MOS (FAMOS) STRUCTUREApplied Physics Letters, 1971
- Fowler-Nordheim Tunneling into Thermally Grown SiO2Journal of Applied Physics, 1969
- A floating gate and its application to memory devicesIEEE Transactions on Electron Devices, 1967
- Current Transport and Maximum Dielectric Strength of Silicon Nitride FilmsJournal of Applied Physics, 1967