Composite Parallel Counters
- 1 October 1980
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-29 (10) , 942-946
- https://doi.org/10.1109/TC.1980.1675481
Abstract
A graphical representation is presented for parallel counters, i.e., multiple input combinatorial modules that count the number of inputs being in a given state (normally logic ONE).Keywords
This publication has 9 references indexed in Scilit:
- Implementing Parallel Counters with Four-Valued Threshold LogicIEEE Transactions on Computers, 1979
- Multiple addition of binary serial numbersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- A Synthesizing Method for Large Parallel Counters with a Network of Smaller OnesIEEE Transactions on Computers, 1978
- A Compact High-Speed Parallel Multiplication SchemeIEEE Transactions on Computers, 1977
- Parallel CountersIEEE Transactions on Computers, 1973
- Multiple Addition by Residue Threshold Functions and Their Representation by Array LogicIEEE Transactions on Computers, 1973
- The Quasi-Serial MultiplierIEEE Transactions on Computers, 1973
- Counting Responders in an Associative MemoryIEEE Transactions on Computers, 1971
- The Use of Analog Techniques in Binary Arithmetic UnitsIEEE Transactions on Electronic Computers, 1965