Novel design for testability schemes for CMOS ICs

This publication has 5 references indexed in Scilit:

• Delay test generation for synchronous sequential circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Designing CMOS Circuits for Switch-Level Testability
  IEEE Design & Test of Computers, 1987
• Test Considerations for Gate Oxide Shorts in CMOS ICs
  IEEE Design & Test of Computers, 1986
• Testing for Bridging Faults (Shorts) in CMOS Circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1983
• Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits
  Bell System Technical Journal, 1978