A network flow approach to the reconfiguration of VLSI arrays
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 40 (1) , 118-121
- https://doi.org/10.1109/12.67329
Abstract
No abstract availableThis publication has 6 references indexed in Scilit:
- Global wire routing in two-dimensional arraysAlgorithmica, 1987
- Modeling the Effect of Redundancy on Yield and Performance of VLSI SystemsIEEE Transactions on Computers, 1987
- Tight bounds for minimax grid matching, with applications to the average case analysis of algorithmsPublished by Association for Computing Machinery (ACM) ,1986
- Wafer-Scale Integration of Systolic ArraysIEEE Transactions on Computers, 1985
- Configuration of VLSI Arrays in the Presence of DefectsJournal of the ACM, 1984
- Data Structures and Network AlgorithmsPublished by Society for Industrial & Applied Mathematics (SIAM) ,1983