Application of the transmission line equivalent circuit model to the analysis of the PN junction admittance under d.c. bias
- 31 August 1973
- journal article
- Published by Elsevier in Solid-State Electronics
- Vol. 16 (8) , 895-901
- https://doi.org/10.1016/0038-1101(73)90096-8
Abstract
No abstract availableKeywords
This publication has 17 references indexed in Scilit:
- Admittance of p-n junctions containing trapsSolid-State Electronics, 1972
- Small-signal equivalent π networks for carrier generation–recombination–trapping at imperfection centres in semiconductorsElectronics Letters, 1971
- ACCURATE CAPACITANCE CALCULATIONS FOR PN JUNCTIONS CONTAINING TRAPSApplied Physics Letters, 1971
- The equivalent circuit model in solid-state electronics—IIISolid-State Electronics, 1970
- Application of the distributed equilibrium equivalent circuit model to semiconductor junctionsIEEE Transactions on Electron Devices, 1969
- Exact analytical solution of high frequency lossless MOS capacitance-voltage characteristics and validity of charge analysisSolid-State Electronics, 1969
- Effects of deep impurities on n+p junction reverse-biased small-signal capacitanceSolid-State Electronics, 1968
- The equivalent circuit model in solid-state electronics—Part II: The multiple energy level impurity centersProceedings of the IEEE, 1967
- Frequency dependence of the reverse-biased capacitance of gold-doped silicon P+N step junctionsIEEE Transactions on Electron Devices, 1964
- Einkristalle undpn-Schichtkristalle aus SiliziumThe European Physical Journal A, 1954