A speed-up technique for synchronous circuits realized as LUT-based FPGAs
- 1 January 1994
- book chapter
- Published by Springer Nature
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Performance optimization of pipelined logic circuits using peripheral retiming and resynthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Critical path minimization using retiming and algebraic speed-upPublished by Association for Computing Machinery (ACM) ,1993
- Field-Programmable Gate ArraysPublished by Springer Nature ,1992
- Rectification method for lookup-table type FPGA'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Performance optimization of sequential circuits by eliminating retiming bottlenecksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Chortle-crf: Fast technology mapping for lookup table-based FPGAsPublished by Association for Computing Machinery (ACM) ,1991
- XmapPublished by Association for Computing Machinery (ACM) ,1991
- Parallel global routing for standard cellsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- ChortlePublished by Association for Computing Machinery (ACM) ,1990
- Sehwa: a software package for synthesis of pipelines from behavioral specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988