Detailed characterization and analysis of the breakdown voltage in fully depleted SOI n-MOSFET's

This publication has 19 references indexed in Scilit:

• New Gate Electrodes for Fully-Depleted Soi/cmos; Tin and Poly Si-Ge
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Characterization of negative resistance and bipolar latchup in thin film SOI transistors by two-dimensional numerical simulation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Behavior of contact-silicided TFSOI gate-structures
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Analysis of drain breakdown voltage in enhancement-mode SOI MOSFETs
  Solid-State Electronics, 1993
• Self-aligned silicide technology for ultra-thin SIMOX MOSFETs
  IEEE Transactions on Electron Devices, 1992
• Threshold voltage and C-V characteristics of SOI MOSFET's related to Si film thickness variation on SIMOX wafers
  IEEE Transactions on Electron Devices, 1992
• A CV technique for measuring thin SOI film thickness
  IEEE Electron Device Letters, 1991
• Single-transistor latch in SOI MOSFETs
  IEEE Electron Device Letters, 1988
• Avalanche-induced drain-source breakdown in silicon-on-insulator n-MOSFETs
  IEEE Transactions on Electron Devices, 1988
• A new method to determine MOSFET channel length
  IEEE Electron Device Letters, 1980