Organization of the Motorola 88110 superscalar RISC microprocessor
- 1 April 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 12 (2) , 40-63
- https://doi.org/10.1109/40.127582
Abstract
Motorola's second-generation RISC microprocessor, which uses advanced techniques for exploiting instruction-level parallelism, including superscalar instruction issue, our-of-order instruction completion, speculative execution, dynamic instruction rescheduling, and two parallel, high-bandwidth, on-chip caches, is discussed. The microprocessor was designed to serve as the central processor in low-cost personal computers and workstations, and support demanding graphics and digital signal processing applications. The 88110's instruction set architecture, instruction sequencer, register files, execution units, address translation facilities, caches, and external bus interface are described.<>Keywords
This publication has 18 references indexed in Scilit:
- Organization And Performance Of A Two-level Virtual-real Cache HierarchyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Improving cache performance by selective cache bypassPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Dynamic instruction scheduling and the Astronautics ZS-1Computer, 1989
- Reducing the branch penalty in pipelined processorsComputer, 1988
- Implementing precise interrupts in pipelined processorsIEEE Transactions on Computers, 1988
- Instruction issue logic for pipelined supercomputersPublished by Association for Computing Machinery (ACM) ,1984
- Very Long Instruction Word architectures and the ELI-512Published by Association for Computing Machinery (ACM) ,1983
- Using cache memory to reduce processor-memory trafficPublished by Association for Computing Machinery (ACM) ,1983
- A VLSI RISCComputer, 1982
- An Efficient Algorithm for Exploiting Multiple Arithmetic UnitsIBM Journal of Research and Development, 1967