Organization And Performance Of A Two-level Virtual-real Cache Hierarchy
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10636897,p. 140-148
- https://doi.org/10.1109/isca.1989.714548
Abstract
We propose and analyze a two-level carche organization that provides high memory bandwidth. The first-level cache is ac- cessed directly by virtual addresses. It is small, fast, and, with- out the burden of address translation, can easily be optimized to match the processor speed. The virtually-addressed cache is backed up by a large physically-addressed cache; this second- level cache provides a high hit ratio and greatly reduces mem- ory traffic. We show how the second-level cache can be easily extended to solve the synonym problem resulting from the use of a virtually-addressed cache at the first level. Moreover, the second-level cache can be used to shield the virtually-addressed first-level cache from irrelevant cache coherence interference. Finally, simulation results show that this organization has a performance advantage over a hierarchy of physically-addressed caches in a multiprocessor environment.Keywords
This publication has 12 references indexed in Scilit:
- On the inclusion properties for multi-level cache hierarchiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Multiprocessor cache analysis using ATUMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The Wisconsin Multicube: a new large-scale cache-coherent multiprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A simulation study of two-level cachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Coherency for multiprocessor virtual address cachesACM SIGARCH Computer Architecture News, 1987
- The dragon processorACM SIGARCH Computer Architecture News, 1987
- Design Decisions in SPURComputer, 1986
- A class of compatible cache consistency protocols and their support by the IEEE futurebusACM SIGARCH Computer Architecture News, 1986
- Software-controlled caches in the VMP multiprocessorACM SIGARCH Computer Architecture News, 1986
- Cache MemoriesACM Computing Surveys, 1982