Software pipelining loops with conditional branches
- 24 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 22 references indexed in Scilit:
- Hypernode reduction modulo schedulingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- Iterative modulo schedulingPublished by Association for Computing Machinery (ACM) ,1994
- Lifetime-sensitive modulo schedulingPublished by Association for Computing Machinery (ACM) ,1993
- Instruction-level parallel processing: History, overview, and perspectiveThe Journal of Supercomputing, 1993
- Approaching a machine-application bound in delivered performance on scientific codeProceedings of the IEEE, 1993
- Register allocation for software pipelined loopsPublished by Association for Computing Machinery (ACM) ,1992
- The Cydra 5 departmental supercomputer: design philosophies, decisions, and trade-offsComputer, 1989
- Software pipelining: an effective scheduling technique for VLIW machinesPublished by Association for Computing Machinery (ACM) ,1988
- Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computingACM SIGMICRO Newsletter, 1981
- Local Microcode Compaction TechniquesACM Computing Surveys, 1980