Scaling rules for bipolar transistors in BiCMOS circuits

This publication has 11 references indexed in Scilit:

• A 13ns/500mW 64Kb ECL RAM
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• A single-ended BiCMOS sense circuit for digital circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Merged CMOS/bipolar current switch logic
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• CODECS: a fixed mixed-level device and circuit simulator
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Delay analysis for BiCMOS drivers
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A 4-ns 4K*1-bit two-port BiCMOS SRAM
  IEEE Journal of Solid-State Circuits, 1988
• CMOS/bipolar circuits for 60-MHz digital processing
  IEEE Journal of Solid-State Circuits, 1986
• Scaling properties of bipolar devices
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1980
• Bipolar transistor design for optimized power-delay logic circuits
  IEEE Journal of Solid-State Circuits, 1979
• Bipolar circuit scaling
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1979