A 4-ns 4K*1-bit two-port BiCMOS SRAM
Open Access
- 1 January 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 23 (5) , 1030-1040
- https://doi.org/10.1109/4.5921
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- BiCMOS circuit technology for a high-speed SRAMIEEE Journal of Solid-State Circuits, 1988
- A 25-ns 1-Mbit CMOS SRAM with loading-free bit linesIEEE Journal of Solid-State Circuits, 1987
- The twin-port memory cellIEEE Journal of Solid-State Circuits, 1987
- Two-13 ns-64K CMOS SRAM's with very low active power and improved asynchronous circuit techniquesIEEE Journal of Solid-State Circuits, 1986
- 13-ns, 500-mW, 64-kbit ECL RAM using Hi-BiCMOS technologyIEEE Journal of Solid-State Circuits, 1986
- A 1.0-ns 5-kbit ECL RAMIEEE Journal of Solid-State Circuits, 1986
- A 0.85-ns 1-kbit ECL RAMIEEE Journal of Solid-State Circuits, 1986
- A 16 ns 2Kx8 bit full CMOS SRAMIEEE Journal of Solid-State Circuits, 1984
- A high-speed 64K CMOS RAM with bipolar sense amplifiersIEEE Journal of Solid-State Circuits, 1984
- A 1.5 ns 1K bipolar RAM using novel circuit design and SST-2 technologyIEEE Journal of Solid-State Circuits, 1984