Two-13 ns-64K CMOS SRAM's with very low active power and improved asynchronous circuit techniques
- 1 October 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 21 (5) , 692-703
- https://doi.org/10.1109/jssc.1986.1052597
Abstract
No abstract availableKeywords
This publication has 15 references indexed in Scilit:
- A 10-/spl mu/W standby power 256K CMOS SRAMIEEE Journal of Solid-State Circuits, 1985
- A 45-ns 256K CMOS static RAM with a tri-level word lineIEEE Journal of Solid-State Circuits, 1985
- A 25 ns 64K static RAMIEEE Journal of Solid-State Circuits, 1984
- A low power 46 ns 256 kbit CMOS static RAM with dynamic double word lineIEEE Journal of Solid-State Circuits, 1984
- A 20ns 64K CMOS SRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- A high-speed ultra-low power 64K CMOS EPROM with on-chip test functionsIEEE Journal of Solid-State Circuits, 1983
- A divided word-line structure in the static RAM and its application to a 64K full CMOS RAMIEEE Journal of Solid-State Circuits, 1983
- A 1.5 micron HCMOS III technology for fast static RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- A high-speed Hi-CMOSII 4K static RAMIEEE Journal of Solid-State Circuits, 1981
- An 8Kx8 bit static MOS RAM fabricated by n-MOS/n-well CMOS technologyIEEE Journal of Solid-State Circuits, 1980