A low power 46 ns 256 kbit CMOS static RAM with dynamic double word line

Abstract

A fast, low-power 32K/spl times/8-bit CMOS static RAM with a high-resistive polyload 4-transistor cell has been developed utilizing a dynamic double word line (DDWL) scheme. This scheme combines an automatic power down circuitry and double word line structure. The DDWL, together with bit line and sense line equilibration, reduces the core area delay time and operating power to about 1/2 and 1/15 that of a conventional device, respectively. A newly developed fault-tolerant circuitry improves fabrication yield without degrading the access time. As for a fabrication process, an advanced 1.2-/spl mu/m p-well CMOS technology is developed to realize the ULSI RAM, integrating 1,600,000 elements on a 6.68/spl times/8.86 mm/SUP 2/ chip. The RAM offers, typically, 46 ns access time, 10 mW operating power and 30 /spl mu/W standby power.

Keywords

This publication has 10 references indexed in Scilit:

Approximation of wiring delay in MOSFET LSI
IEEE Journal of Solid-State Circuits, 1983
Simple formulas for two- and three-dimensional capacitances
IEEE Transactions on Electron Devices, 1983
A 64Kb full CMOS RAM with divided word line structure
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1983
Selective polysilicon oxidation technology for VLSI isolation
IEEE Transactions on Electron Devices, 1982
A HI-CMOSII 8K × 8b static RAM
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1982
A 35ns 16K NMOS static RAM
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1982
A 64Kb CMOS RAM
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1982
A 15nW standby power 64Kb CMOS RAM
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1982
A fault-tolerant 30 ns/375 mW 16Kx1 NMOS static RAM
IEEE Journal of Solid-State Circuits, 1981
Fully static 16Kb bulk CMOS RAM
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1980