A 45-ns 256K CMOS static RAM with a tri-level word line
- 1 October 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 20 (5) , 929-934
- https://doi.org/10.1109/JSSC.1985.1052417
Abstract
A 32K words by 8-bit static RAM fabricated with a CMOS technology is described. The key feature of the RAM is a tri-level word-line, in which an automatic power down by a pulsed word-line in the READ cycle and a power saving by a middle-level word-line in the WRITE cycle are combined. This circuit technique minimizes bitline swing, shortens the precharging time, and depresses the transient current. An improved address transition detection circuit reduces the chip select access time. The sense amplifier uses internally synchronized signals for improved operation. The RAM has a typical access time of 45 ns with an active power dissipation of 7 mW. The peak transient current is less than 40 mA. A double-level polysilicon technology with a 1.3-/spl mu/m design rule allowed layout of the NMOS memory cell in an area of 116.0 /spl mu/m/SUP 2/ and the die in 49.6 mm/SUP 2/.Keywords
This publication has 6 references indexed in Scilit:
- A fast 8K × 8 mixed CMOS static RAMIEEE Transactions on Electron Devices, 1985
- A 20ns 64K CMOS SRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- A 64Kb full CMOS RAM with divided word line structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- A battery backup 64K CMOS RAM with double level aluminum technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- A 64Kb CMOS RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- A fault-tolerant 30 ns/375 mW 16Kx1 NMOS static RAMIEEE Journal of Solid-State Circuits, 1981