A method of reducing aliasing in a built-in self-test environment
Open Access
- 1 April 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 10 (4) , 548-553
- https://doi.org/10.1109/43.75640
Abstract
This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holderKeywords
This publication has 9 references indexed in Scilit:
- An iterative technique for calculating aliasing probability of linear feedback signature registersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A data compression technique for built-in self-testIEEE Transactions on Computers, 1988
- Aliasing Errors in Signature in Analysis RegistersIEEE Design & Test of Computers, 1987
- A Unified View of Test Compression MethodsIEEE Transactions on Computers, 1987
- Accumulator Compression TestingIEEE Transactions on Computers, 1986
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984
- Syndrome-Testable Design of Combinational CircuitsIEEE Transactions on Computers, 1980
- Measures of the Effectiveness of Fault Signature AnalysisIEEE Transactions on Computers, 1980
- Transition Count Testing of Combinational Logic CircuitsIEEE Transactions on Computers, 1976