On-chip interconnects for next generation system-on-chips
- 1 January 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Today's deep submicron fabrication technologies enable design engineers to put an impressive number of components like microprocessors, memories, and interfaces on a single microchip. With the emergence of 100 nm processes, billions of transistors can be integrated on one die and form a parallel system, consisting out of housands of components. To handle this impressive number of components it is important to provide a communication infrastructure which is able to scale with the capabilities of upcoming fabrication technologies and which provides the foundation for efficient on-chip communication protocols. This paper addresses the architectural requirements which are coupled with the transfer of well known techniques from parallel computers onto the design of SoCs and proposes an on-chip architecture which is based on active switch boxes. We will show that this architecture is able to fill the existing design gap between an efficient use of the design space and the design complexity with reasonable resource requirementsKeywords
This publication has 10 references indexed in Scilit:
- An alternative architecture for on-chip global interconnect: segmented bus power modelingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The power analysis of interconnect structuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Intelligent RAM (IRAM): chips that remember and computePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- SIMLAB-a simulation environment for storage area networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High level estimation of the area and power consumption of on-chip interconnectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design issues for high-performance active routersIEEE Journal on Selected Areas in Communications, 2001
- Route packets, net wiresPublished by Association for Computing Machinery (ACM) ,2001
- Virtual data space – load balancing for irregular applicationsParallel Computing, 2000
- VLSI layout and packaging of butterfly networksPublished by Association for Computing Machinery (ACM) ,2000
- Compact, multilayer layout for butterfly fat-treePublished by Association for Computing Machinery (ACM) ,2000