Low-power embedded SRAM modules with expanded margins for writing

This publication has 3 references indexed in Scilit:

• A transregional CMOS SRAM with single, logic V/sub DD/ and dynamic power rails
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2004
• Universal-Vdd 0.65-2.0V 32 kB cache using voltage-adapted timing-generation scheme and a lithographical-symmetric cell
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Static-noise margin analysis of MOS SRAM cells
  IEEE Journal of Solid-State Circuits, 1987