Acceleration of an FPGA router

This publication has 7 references indexed in Scilit:

• Plane parallel A* maze router and its application to FPGAs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Architecture issues and solutions for a high-capacity FPGA
  Published by Association for Computing Machinery (ACM) ,1997
• PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1995
• Parallel global routing for standard cells
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
• Systolic routing hardware: performance evaluation and optimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• A Parallel Adaptable Routing Algorithm and its Implementation on a Two-Dimensional Array Processor
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• An Algorithm for Path Connections and Its Applications
  IEEE Transactions on Electronic Computers, 1961