A Parallel Adaptable Routing Algorithm and its Implementation on a Two-Dimensional Array Processor
- 1 March 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 6 (2) , 241-250
- https://doi.org/10.1109/tcad.1987.1270268
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- A large scale cellular array processorPublished by Association for Computing Machinery (ACM) ,1985
- Parallel processing of logic module placementElectronics Letters, 1984
- An LSI adaptive array processorIEEE Journal of Solid-State Circuits, 1983
- Wire-routing machines—New tools for VLSI physical designProceedings of the IEEE, 1983
- Toward VLSI Complexity : The DA Algorithm Scaling Problem : Can Special DA Hardware Help?Published by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Global Wiring on a Wire Routing MachinePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- A Parallel Bit Map Processor Architecture for DA AlgorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- A line-expansion algorithm for the general routing problem with a guaranteed solutionPublished by Association for Computing Machinery (ACM) ,1980
- A solution to line-routing problems on the continuous planePublished by Association for Computing Machinery (ACM) ,1969
- An Algorithm for Path Connections and Its ApplicationsIEEE Transactions on Electronic Computers, 1961