Delay fault test generation for scan/hold circuits using Boolean expressions

This publication has 13 references indexed in Scilit:

• Combinational profiles of sequential benchmark circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Efficient implementation of a BDD package
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• DYNAMITE: an efficient automatic test pattern generation system for path delay faults
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• Test generation and verification for highly sequential circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• Robust delay-fault test generation and synthesis for testability under a standard scan design methodology
  Published by Association for Computing Machinery (ACM) ,1991
• On Delay Fault Testing in Logic Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• Modeling and Testing for Timing Faults in Synchronous Sequential Circuits
  IEEE Design & Test of Computers, 1984
• An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits
  IEEE Transactions on Computers, 1981
• Representation of Switching Circuits by Binary-Decision Programs
  Bell System Technical Journal, 1959