Ultra-thin elevated channel poly-Si TFT technology for fully-integrated AMLCD system on glass
- 1 March 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 47 (3) , 569-575
- https://doi.org/10.1109/16.824731
Abstract
A novel low temperature poly-Si (LTPS) TFT technology called the ultra-thin elevated channel TFT (UT-ECTFT) technology is proposed. The devices fabricated using this tech nology have an ultra-thin channel region (300 Angstrom) and a thick drain/source region (3000 Angstrom). The ultra-thin channel region is connected to the heavily doped thick drain/source region through a lightly doped overlapped region. The ultra-thin channel region is used to obtain a low grain-boundary trap density in the channel, and the overlapped lightly doped region provides an effective way for electric field spreading at the drain, thereby reduces the electric field there significantly. With the low grain-boundary trap density and low drain electric field, excellent current saturation characteristics and high drain breakdown voltage are obtained in the UT-ECTFT, Moreover, this technology provides complementary LTPS TFT's with more than two times increase in on-current, 3.5 times reduction in off-current compared to conventional thick channel LTPS TFT'sKeywords
This publication has 12 references indexed in Scilit:
- Kink-free polycrystalline silicon double-gate elevated-channel thin-film transistorsIEEE Transactions on Electron Devices, 1998
- Design, measurement and analysis of CMOS polysilicon TFT operational amplifiersIEEE Journal of Solid-State Circuits, 1994
- Polysilicon TFT circuit design and performanceIEEE Journal of Solid-State Circuits, 1992
- CMOS circuits for peripheral circuit integrated poly-Si TFT LCD fabricated at low temperature below 600 degrees CIEEE Transactions on Electron Devices, 1991
- Avalanche-induced effects in polysilicon thin-film transistorsIEEE Electron Device Letters, 1991
- Analysis of the drain breakdown mechanism in ultra-thin-film SOI MOSFETsIEEE Transactions on Electron Devices, 1990
- Reduction of kink effect in thin-film SOI MOSFETsIEEE Electron Device Letters, 1988
- Characteristics of offset-structure polycrystalline-silicon thin-film transistorsIEEE Electron Device Letters, 1988
- Reduction of floating substrate effect in thin-film SOI MOSFETsElectronics Letters, 1986
- Anomalous leakage current in LPCVD PolySilicon MOSFET'sIEEE Transactions on Electron Devices, 1985