Computing signal delay in general RC networks by tree/link partitioning
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 9 (8) , 898-902
- https://doi.org/10.1109/43.57781
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- Analysis and design of CMOS Manchester adders with variable carry-skipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Tree relaxation: a new iterative solution method for linear equationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Signal delay in RC networks with floating capacitorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Bounds on signal delay in RC mesh networksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Circuit partitioning simplifiedIEEE Transactions on Circuits and Systems, 1988
- A Switch-Level Timing Verifier for Digital MOS VLSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Signal delay in RC mesh networksIEEE Transactions on Circuits and Systems, 1985
- Signal Delay in RC Tree NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- The method of estimating delay in switching circuits and the figure of merit of a switching transistorIEEE Transactions on Electron Devices, 1964
- The Transient Response of Damped Linear Networks with Particular Regard to Wideband AmplifiersJournal of Applied Physics, 1948